

Figure 1: prior art VHDL listing

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;

ENTITY test IS
    PORT(
        clk : IN std_logic;
        rst : IN std_logic;
        in1 : IN unsigned(7 downto 0);
        in2 : IN unsigned(7 downto 0);
        out1 : OUT unsigned(7 downto 0)
    );
END;

ARCHITECTURE behavioral OF test IS
    BEGIN
        main : PROCESS
            VARIABLE min1 : unsigned(7 downto 0);
            VARIABLE min2 : unsigned(7 downto 0);
            BEGIN
                WAIT UNTIL (clk'EVENT and clk = '1');
                min1 := in1;
                min2 := in2;
                loop1 : WHILE ( min1 < min2 ) LOOP
                    IF (min2 > 0) THEN
                        130 [ FOR x IN 0 TO 7 LOOP
                                min1 := min1 + min2;
                                min2 := min2 -1;
                            END LOOP;
                    ELSE
                        140 [ FOR x IN 10 DOWNT0 5 LOOP
                                min1 := min1 - x;
                            END LOOP;
                    END IF;
                END LOOP;
                out1 <= min1 * min2;
            END PROCESS;
        END;
```

100

110

120

130

140

Figure 2a: prior art Gantt chart





Figure 2b: prior art Gantt chart






Figure 3




Figure 4




Figure 5




Figure 6a




Figure 6b






Figure 6c




Figure 6d






Figure 7a




Figure 7b

700





Figure  
7c




Figure 7d

700

